What is VHDL program for half adder in behavioral model?

PROGRAM:

Library ieee;

use ieee.std_logic_1164.all;

entity ha1 is

port(a,b:in bit;s,c:out bit);

end ha1;

architecture ha1 of ha1 is

begin

s<=a xor b;

c<=a and b;

end ha1;