Write comparisons based on the following parameters of instruction set architecture between Intel and mips architecture?

Dear, Class of ISA ( Instruction Set Architecture ) INTEL : The complete Intel Architecture instruction set includes the integer, floating-point, MMX technology, and system instructions. The instruction descriptions are arranged in alphabetical order. For each instruction, the forms are given for each operand combination, including the opcode, operands required, and a description. Also given for each instruction are a description of the instruction and its operands, an operational description, a description of the effect of the instructions on flags in the EFLAGS register, and a summary of the exceptions that can be generated. MIPS instructions fall into 5 classes: Arithmetic/logical/shift/comparison Control instructions (branch and jump) Load/store Other (exception, register movement to/from GP registers, etc.) Memory Addressing & Addressing modes :Intel : The addressing modes in Intel are, Immediate addressing mode Register addressing Direct addressing Indirect addressing Indexed MIPS has 5 ways of addressing data Immediate: data is in instruction itself Register: register number in instruction tells which register contains data Base/offset: offset value added to base register PC-relative: offset added to PC Pseudo direct: offset from instruction merged with PC Type and size of Operands :Intel : Dear, Class of ISA ( Instruction Set Architecture )INTEL : The complete Intel Architecture instruction set includes the integer, floating-point, MMX technology, and system instructions. The instruction descriptions are arranged in alphabetical order. For each instruction, the forms are given for each operand combination, including the opcode, operands required, and a description. Also given for each instruction are a description of the instruction and its operands, an operational description, a description of the effect of the instructions on flags in the EFLAGS register, and a summary of the exceptions that can be generated. MIPS instructions fall into 5 classes: Arithmetic/logical/shift/comparison Control instructions (branch and jump) Load/store Other (exception, register movement to/from GP registers, etc.) Memory Addressing & Addressing modes :Intel : The addressing modes in Intel are, Immediate addressing mode Register addressing Direct addressing Indirect addressing Indexed MIPS has 5 ways of addressing data Immediate: data is in instruction itself Register: register number in instruction tells which register contains data Base/offset: offset value added to base register PC-relative: offset added to PC Pseudo direct: offset from instruction merged with PC Type and size of Operands :Intel : In general it supports 16 bit instructions and can be extendable upto 32 bit. MIPS : The type of operands that it can handle are bit string, character, decimal, integers and floating point numbers. The size of operands in Intel are 8-bit, 16-bit, 32-bit integers and 32-bit and 64-bit IEEE 754 floating-point. Control Flow Instructions : Intel : Branch and Jump instructions MIPS : BRANCH and JUMP are the control instructions in MIPS " I hope this will help you"