If a cmos digital circuit consumes p watts of dynamic power while operating at 20 Mhz and 5V supply what will be its dynamic power consumption if the clock frequency is increased to 40 Mhz?